
Programmable Single-/Dual-/Triple- Tone Gong

Preliminary Data

Features

- Supply voltage range 2.8 V to 18 V
- Few external components (no electrolytic capacitor)
- 1 tone, 2 tones, 3 tones programmable
- Loudness control
- Typical standby current 1 μA
- Constant current output stage (no oscillation)
- High-efficiency power stage
- Short-circuit protection
- Thermal shutdown



P-DSO-8-1



Туре	Ordering Code	Package	
SAE 800	Q67000-A8339	P-DIP-8-4	
SAE 800 G	Q67000-A8340	P-DSO-8-1 (SMD)	

▼ New type

Functional Description


The SAE 800 is a single-tone, dual-tone or triple-tone gong IC designed for a very wide supply voltage range. If the oscillator is set to $f_0 = 13.2$ kHz for example, the IC will issue in **triple-tone-mode** the minor and major third $e^2 - C$ sharp – a, corresponding to 660 Hz – 550 Hz – 440 Hz, in **dual-tone-mode** the minor third $e^2 - C$ sharp, and in **single-tone-mode** the tone e^2 (derived from the fundamental frequency f_0 ; $f_1 = f_0 / 20$, $f_2 = f_0 / 24$, $f_3 = f_0 / 30$).

When it is not triggered, the IC is in a standby state and only draws a few μ A. It comes in a compact P-DIP-8-1 or P-DSO-8-1 (SMD) package and only requires a few external components.



Bipolar IC





Pin Configuration

(top view)


Pin Definitions and Functions

Pin	Symbol	Function
1	GND	Ground
2	Q	Output
3	Vs	Supply Voltage
4	L	Loudness Control
5	R _{osc}	Oscillator Resistor
6	Cosc	Oscillator Capacitor
7	E2	Trigger 2 (dual tone)
8	E1	Trigger 1 (single tone)

Functional Description (cont'd)

An RC combination is needed to generate the fundamental frequency (pin R_{OSC} , C_{OSC}). The volume can be adjusted with another resistor (pin L). The loudspeaker must be connected directly between the output Q and the power supply V_{S} . The current-sink principle combined with an integrated thermal shutdown (with hysteresis) makes the IC overload-protected and shortcircuit-protected.

There are two trigger pins (E1, E2) for setting single-tone, dual-tone or triple-tone mode.



Block Diagram

Circuit Description

Trigger

Positive pulses on inputs E1 and/or E2 trigger the IC. The hold feedback in the logic has a delay of several milliseconds. After this delay has elapsed, the tone sequence is started. This prevents parasitic spikes from producing any effect on the trigger pins.


The following **table** shows the trigger options:

E1	E2	Mode	Issued Sequence
Triggered	Triggered	Triple-tone	Minor and major third
Grounded/open	Triggered	Dual-tone	Minor third
Triggered	Grounded/open	Single-tone	1st tone of minor third

Oscillator

This is a precision triangle oscillator with an external time constant (R x C). Capacitor $C_{\rm C}$ on pin $C_{\rm OSC}$ is charged by constant current to 1 V and then discharged to 0.5 V. The constant current is obtained on pin $R_{\rm OSC}$ with an external resistor $R_{\rm R}$ to ground.

When the voltage on C_{OSC} is building up, the logic is reset at 350 mV. This always ensures that a complete tone sequence is issued. If the oscillator pin is short-circuited to GND during operation, the sequence is repeated.




Voltages on Pin Cosc

Logic

The logic unit contains the complete sequence control. The oscillator produces the power-on reset and the clock frequency. Single-tone, dual-tone or triple-tone operation is programmed on inputs E1 and E2. The 4-bit digital/analog converters are driven in parallel. In the event of oscillator disturbance, and after the sequence, the dominant stop output is set. By applying current to pin L, the sequence can be shortened by a factor of 30 for test purposes.

The following figure shows the envelope of the triple-tone sequence:



Envelope of the Triple-Tone Sequence

Digital / Analog Converter, Loudness and Junction Control

The DAC converts the 4-bit words from the logic into the appropriate staircase currents with the particular tone frequency. The sum current $I_{\rm I}$ drives the following current amplifier. The loudness generator produces the DAC reference current $I_{\rm L}$ for all three tones. This requires connecting an external resistor to ground. The chip temperature is monitored by the junction control. At temperatures of more then approx. 170 °C the stop input will switch the output current $I_{\rm I}$ to zero. The output current is enabled again once the chip has cooled down to approx. 150 °C.

Current Amplifier

The current amplifier with a gain of 1600 boosts the current I_{I} from approx. 470 μ A maximum to approx. 750 mA maximum. The output stage consists of an NPN transistor with its emitter on power GND and collector on pin Q.

The current control insures that the output stage only conducts defined currents. In conjunction with the integrated thermal shutdown, this makes the configuration shortcircuit-protected within wide limits. Because of the absence of feedback the circuit is also extremely stable and therefore uncritical in applications. Resistor $R_{\rm L}$ on pin L sets the output voltage swing. This assumes that the resistive component of the loudspeaker impedance $R_{\rm Q}$ responds similarly as the resistance $R_{\rm L}$.

The output amplitude of the current I_{I} reaches the maximum $I_{Imax} \cong 3 \times V_{L} / R_{L}$ at a time *t* of 2.33 s (only 3 tone mode), so R_{L} has to be scaled for this point.

The following applies:

$$\begin{split} I_{\rm Q} &= I_{\rm Imax} \ge {\rm R} = (V_{\rm S} - V_{\rm sat}) / R_{\rm Q} \approx 0.8 \ V_{\rm S} / R_{\rm Q} \\ 3 \ge {\rm R} \ge (V_{\rm L} / R_{\rm L}) \approx 0.8 \ V_{\rm S} / R_{\rm Q} \\ \text{the result is:} \\ R_{\rm L} &= R_{\rm Q} \ge 3 \ge {\rm R} \ge (V_{\rm L} / 0.8 \ V_{\rm S}) \\ R_{\rm L} &= R_{\rm Q} \ge {\rm K} \ge (V_{\rm L} / 0.8 \ V_{\rm S}) \\ \text{with: B = 1600} \\ \text{with: K = 4800} \\ \end{split}$$


Application Hints and Application Circuit

1) Loudness Resistor (max. Load Current of 3-Tone Signal with Ensured Ratio of Amplitudes)

0.8 $V_{\rm S} / R_{\rm Q} \approx (V_{\rm L} / R_{\rm L}) \times K$ $R_{\rm L} = (V_{\rm L} / 0.8 V_{\rm S}) \times R_{\rm Q} \times K; K = 4800$ Example: $R_{\rm Q} = 8 \Omega; V_{\rm S} = 5 V; V_{\rm L} = 1.2 V$ $R_{\rm L} = (1.2 / 4) \times 8 \Omega \times 4800 \approx 12 \text{ k}\Omega$

2) Oscillator Elements $R_{\rm R}$, $C_{\rm C}$ $f = 5 / 8 \times 1 / (R_{\rm R} \times C_{\rm C})$ Example: f = 13.2 kHz; $C_{\rm C} = 4.7$ nF $R_{\rm R} = 5 / (8 \times 13.2 \times 4.7) \times 10^6 \Omega \approx 10$ k Ω

The following is a typical application circuit



Application Circuit

Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Supply voltage	Vs	- 0.3	24	V
Input voltage at E1, E2	V _{E1, E2}	- 5	24	V
Current at output Q Current at input pins E1, E2	<i>I</i> _Q <i>I</i> _{E1, E2}	- 50 - 2	750 3	mA mA
Current at pin R_{OSC} Current at pin L Current at pin C_{OSC}	I _R I _L I _C	- 300 - 300 - 200	200 200 200	μΑ μΑ μΑ
Junction temperature	Tj	- 50	150	°C
Storage temperature	T _{stg}	- 50	150	°C

Operating Range

Supply voltage	Vs	2.8	18	V
Junction temperature	Tj	- 25	125	°C
Oscillator frequency at $C_{\rm OSC}$	fc		100	kHz
Current at pin R_{OSC} Current for test mode at pin L Current at pin L	I _R I _R I _L	- 200 90 - 200	- 10 110 - 10	μΑ μΑ μΑ
Input voltage at E1, E2	$V_{\rm E1,E2}$	- 4	18	V
Thermal resistance junction-air (P-DIP-8-4) junction-air (P-DSO-8-1)	$R_{ m th JA} R_{ m th JA}$		100 180	K/W K/W

Characteristics

 $T_{\rm i}$ = - 25 to 125°C; $V_{\rm S}$ = 2.8 to 18 V

Parameter	Symbol	L	imit Valu	Unit	Test	
		min.	typ.	max.		Condition
Supply Section						
Supply Section Standby current	I _{St}		1	10	μΑ	

Output Section

Peak output power (tone 3)						
$V_{\rm S}$ = 2.8 V; $R_{\rm Q}$ = 4 Ω; $R_{\rm L}$ = 8.2 kΩ	P_{Q}	250	330		mW	
$V_{\rm S}$ = 2.8 V; $R_{\rm Q}$ = 8 Ω; $R_{\rm L}$ = 18 kΩ	P_{Q}	125	165		mW	
$V_{\rm S}$ = 5.0 V; $R_{\rm Q}$ = 8 Ω; $R_{\rm L}$ = 10 kΩ	P_{Q}	450	600		mW	A
$V_{\rm S}$ = 5.0 V; $R_{\rm Q}$ = 16 Ω ; $R_{\rm L}$ = 18 k Ω	P_{Q}	225	300		mW	
$V_{ m S}$ = 12 V; $R_{ m Q}$ = 50 Ω ; $R_{ m L}$ = 33 k Ω	P_{Q}	450	600		mW	
Output level differences:						
tone 1 to 3	<i>a</i> ₁₃	- 1		1	dB	A ¹⁾
tone 2 to 3	<i>a</i> ₂₃	- 1		1	dB	A ²⁾

Biasing Section

Voltage at pin $R_{\rm OSC}$; $R_{\rm R}$ = 10 k Ω	V _R	1.2	V	
Voltage at pin L; $R_{\rm L}$ = 10 k Ω	V_{L}	1.2	V	

Oscillator Section

Amplitude	$\Delta V_{ extsf{C}}$		0.5		V
Frequency $R_{\rm R}$ = 10 k Ω ;	f_0		13.2		kHz
$C_{\rm c}$ = 4.7 nF					
Oscill. drift vs. temperature	D_{T}	- 3		+ 3	10 ⁻⁴ /K
Oscill. drift vs. supply voltage	$D_{ m V}$		1		10 ⁻³ /K


Input Section

Triggering voltage at E1, E2	$V_{\text{E1,E2}}$	1.6		V	
Triggering current at E1, E2	$I_{\text{E1,E2}}$	100		μA	
Noise voltage immunity at E1, E2	$V_{E1,E2}$		0.3	V	
Triggering delay at f_0 = 13.2 kHz	t _{dT}	2	10	ms	


1) $a_{13} = 20 \times \log (M1 / (0.67 \times M3))$


2) $a_{23} = 20 \times \log (M2 / (0.89 \times M3))$

Output Peak Voltage V_{q} versus Loudness-Current I_{L}




Power Dissipation P_v of Output Stage versus Loudness-Current I_1






Max. Output Power P_{q} versus

Peak Current I_{Q} versus Loudness-Current I_{L}




*) Note that $I_{Q} = f(I_{L})$ varies between 0 and K $\cdot I_{L}$ during tone sequence. Thereby the maximum of the power dissipation during the tone sequence is the maximum of P_v (in diagram) between $I_{L} = 0$ and chosen $I_{L} = V_{L}/R_{L}$.

Output Peak Voltage V_{q} versus Loudness-Current I_{L}




Power Dissipation P_v of Output Stage versus Loudness-Current I_L




Max. Output Power P_Q versus Loudness-Current I_{L} IED01347 700 $V_{\rm s} = 5V$ mW М3 $R_0 = 8\Omega$ М2 P_Q 600 T_j =25 °C 500 М1 400 300 200 100 0 0 50 100 150 μA 200 —— I_L

Peak Current I_{Q} versus Loudness-Current I_{L}




*) Note that $I_{Q} = f(I_{L})$ varies between 0 and K $\cdot I_{L}$ during tone sequence. Thereby the maximum of the power dissipation during the tone sequence is the maximum of P_v (in diagram) between $I_{L} = 0$ and chosen $I_{L} = V_{L}/R_{L}$.




Circuit for SAE 800 Application in Home Chime Installation Utilizing AC and DC Triggering for 1, 2 or 3 Tone Chime; Adjustable Volume


PCB layout information: Because of the peak currents at V_s , Q and GND the lines should be designed in a flatspread way or as star pattern.





Package Outlines





SMD = Surface Mounted Device

Dimensions in mm